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SUMMARY
Random device mismatch plays an important role in the design of high perfor-
mance analog circuits. Parameter variations and mismatches of CMOS devices can
easily limit and deteriorate the performance of analog circuits. This is mainly due to
the lack of tunability of the analog circuits that necessitates the use of digital or laser
trimming, special layout techniques, and calibration schemes among others. These
problems can be alleviated by making use of the analog storage (programmability)
and capacitive coupling capabilities of floating-gate transistors. The programmability
property of floating-gate transistors is exploited in this work to compensate for mis-
match and device parameter variations in various high performance analog circuits.
A careful look is taken at the characteristics and behavior of floating-gate transistors;
issues such as programming, precision, accuracy, and charge retention are addressed
in this work.
In this work, an alternate approach to reduce the offset voltage of the amplifier
is presented. The proposed approach uses floating-gate transistors as programmable
current sources that provide offset compensation while being a part of the ampli-
fier of interest during normal operation. This technique results in an offset voltage
cancelation that is independent of other amplifier parameters and does not dissipate
additional power. Two compact programmable architectures that implement a volt-
age reference based on the charge difference between two floating-gate transistors are
introduced. The references exhibit a low temperature coefficient (TC) as all the
transistors temperature dependencies are canceled. Programming the charge on the
floating-gate transistors provides the flexibility of an arbitrary voltage reference with
xiv
a single design and allows for a high initial accuracy of the reference. Also, this work
introduces a novel programmable temperature compensated current reference. The
proposed circuit achieves a first order temperature compensation by canceling the
negative TC of an on-chip poly resistor with the positive TC of a MOS transis-
tor operating in the ohmic region. Flexibility and immunity to device parameters
are enabled through the use of floating-gate transistors. Programmability of the
ohmic resistor enables optimal temperature compensation while programmability of
the reference voltage allows for an accurate current reference for a wide range of val-
ues. Finally, this work combines the already established DAC design techniques with
floating-gate circuits to obtain a high precision converter. The use of floating-gate
transistors allow to compensate for the inherent Vth mismatch of the MOS transistors.




MISMATCH: AN ANALOG CIRCUIT PERFORMANCE
LIMITATION
Integrated circuit designers generally rely on the concept of matched behavior be-
tween identically designed devices. Performance of digital and analog metal oxide
semiconductor (MOS) circuits is affected by time-independent variations between
identically designed transistors, better known as mismatch. In digital circuits, tran-
sistor mismatch leads to propagation delays. In analog circuits, the spread in the
DC characteristics of supposedly matched transistors produces inaccurate or even
anomalous circuit behavior. The impact of matching MOS transistors becomes more
important as dimensions of the devices are reduced and the available signal swing
decreases.
1.1 Device Mismatch
Mismatch results from either systematic or stochastic (random) effects. Manufac-
turing variations result in process and device parameter variations from lot-to-lot,
wafer-to-wafer, die-to-die, and device-to-device. Lot-to-lot and wafer-to-wafer varia-
tions are common to all devices in the circuit; they introduce a systematic shift in the
device characteristics and circuit performance. Processing and temperature gradients
introduce systematic device variations which are independent of device size. Insensi-
tivity to these systematic variations can be achieved with the use of differential circuit
topologies, proper biasing techniques, and layout techniques such as symmetry and
common-centroid layouts. Device-to-device variations result in random differences
1
between the device parameters such as doping concentration, mobility, oxide thick-
ness, and poly-silicon granularity. These variations can not be predicted during the
design phase and are dependent on the device size.
1.1.1 MOS Matching Models
Device mismatch between two geometrically identical MOS transistors has been
studied extensively by several researchers, notably [46, 47, 63]. It has been observed
experimentally that the treshold voltage (Vth) difference and the transconductace
parameter (K) difference, ∆Vth and ∆K respectively, are the dominant sources of
device mismatch. It has been shown in [63] that ∆Vth and ∆K variations can be














where AVth and AK are technology-dependent parameters, W is the gate-width, L the
gate-length, and W ·L is the device area. It can be observed from (1) and (2) that
device mismatch can be countered by increasing the area of the device, resulting in
a minimum area requirement for a given accuracy specification. Such an approach
increases the parasitic capacitance of the device, thereby increasing the power dissi-
pation required in order to achieve a given bandwidth.
Device mismatch in a circuit results in differences in the drain-source currents
(∆Ids) between devices with identical bias voltages or in differences in the gate-source
voltages (∆Vgs) for transistors biased with the same current. Using a drain-source

















σ2 (∆Vth) . (3)
2
It can be observed from (3) that the current mismatch between two identical tran-
sistors operating in strong inversion is dependent on the bias point. For typical bias
points (Vgs−Vth < 0.65V ) the relative effect of the Vth mismatch dominates over the
K mismatch. Better matching is achieved with higher Vgs − Vth values resulting in
lower voltage headroom.
A similar expression, derived for a drain-source current model valid in the weak





















mismatch between two identical transistors operating in weak inversion is bias inde-
pendent as seen in (4). Maximum current mismatch between two identical transistors
will occur when operating in weak inversion.
1.1.2 Bipolar Matching Models
In a complementary metal oxide semiconductor (CMOS) process parasitic bipolar
transistors are typically used in voltage reference circuits. The physical causes of
bipolar mismatch have not been extensively investigated. Several studies have focused
on the matching of the base current (Ib) and the collector current (Ic) for a pair of
identical, closely spaced transistors. Matching of two identically bipolar transistors





















where AIb and AIc are technology constants,
∆Ib
Ib
is the relative base current mismatch,
and ∆Ic
Ic
is the relative collector current mismatch.
Variations in Ib and Ic typically manifest themselves as variations in the base-









The collector current mismatch is the dominant error source for base-emitter voltage
matching as seen in (7). Unlike MOS transistors in the strong inversion region,
mismatch behavior of a bipolar transistor is independent of the bias point.
1.2 Getting Around Mismatch
Performance of analog circuits has been limited primarily due to mismatch and vari-
ations in parameter values of integrated circuit components such as transistors, re-
sistors, and capacitors. To ensure a specific circuit performance, typically, error
correction is enabled with the use of some sort of memory along with a digital to
analog converter to compensate for parameter mismatch. Mismatch between design
components can be corrected using a post-fabrication trim procedure such as laser an-
nealing, laser trims, poly fuses and zener zapping. All these trimming techniques are
discrete in nature, involve an area penalty, and are one-time programable. Multiple
programmability is possible with the use of EEPROM memories.
The concept of a floating-gate memory was proposed in 1967 by Kahng and Sze
[43]. The first commercially available floating-gate based memory, the floating-gate
avalanche-injection MOS device (FAMOS) was developed in 1970 [1]. Since then
floating-gate transistors have been used extensively as non-volatile digital memory
elements in EPROMs, EEPROMs and Flash memories [49]. Around 1988 analog
designers started to use the floating-gate memory as an analog memory [75]; an
amplifier with an offset voltage of < 5mV was reported in [21]. It wasn’t until mid
90′s when the number of publications related to this technology started to increase
[16,50,82]. Apart from being memory elements, floating-gate transistors can be used
as computational elements as well [7, 39].
This work uses floating-gate transistors in the design of high performance analog
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circuits. Here, floating-gate transistors are used as analog memories to compensate
for device mismatch and parameter variations. The proposed approach allows for a
high resolution memory without the area penalty and long term retention. A careful
look is taken at the characteristics and behavior of floating-gate transistors, as they
form an integral part of the proposed work.
1.3 Effect of Device Mismatches on Circuit Performance
Mismatches manifest themselves as offsets voltages in amplifiers; they limit the signal
resolution in circuits such as comparators and analog-to-digital converters. Degrada-
tion of the temperature behavior and low precision of voltage and current references
often occur as result of variations in device parameter values. Also, matching between
transistors directly impacts the achievable accuracy in digital-to-analog converters.
1.3.1 Mismatch in Amplifiers
The effect of device mismatch in an operational amplifier is measured as the input
referred offset voltage (Voff ). This offset voltage, typically dominated by Vth mis-
match [46], is a combination of the ∆Vth of all transistor pairs in the circuit and is
given by







where ∆Vthdiffpair is the Vth mismatch of the differential pair, ∆Vthi is the Vth mis-
match of the ith transistor pair, and Ai is the gain from the input differential pair to
the ith transistor pair. For high gain stages, Ai >> 1, Voff reduces to
Voff≈∆Vthdiffpair . (9)
As seen in (9), the input referred offset voltage of an amplifier is mainly determined
by the differential pair threshold voltage mismatch.
The amplifier offset voltage can be reduce using resistor trimming. Resistor trim-
ming is usually performed using laser annealing, laser trims, poly fuses, and zener
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zapping. Both laser annealing and laser trims are expensive and do not provide the
flexibility of in-package trims. Trimming using poly fuses and zener zapping is dis-
crete in nature. Thus, accuracy is limited to the smallest resistor step used. Also,
using a number of zener diodes and poly fuses involve an area penalty. All of the
above resistor trimming techniques are one-time programmable.
Other techniques commonly used to reduce the offset voltage include auto-zeroing,
correlated double sampling, and chopper stabilization. Auto-zeroing is primarily use-
ful for sampled data systems and is limited by issues such as charge injection, clock
feed-through, and wide-band noise folding into the baseband on account of under-
sampling. For a continuous-time operation, chopper stabilization or continuous-time
auto-zeroing such as a ping-pong amplifier are the typical alternatives. However,
the chopper amplifier is limited in use to low-bandwidth applications while the ping-
pong approach involves the use of multiple amplifiers and multi-phase clocks that add
additional overhead in terms of area and power.
In this work, an alternate approach to reduce the offset voltage of the amplifier
is presented. The proposed approach uses floating-gate transistors as programmable
current sources that provide offset compensation while being a part of the amplifier of
interest during normal operation. Such an approach results in a compact architecture
with a simple design strategy that avoids the overhead of using floating-gate transis-
tors as separate trimming elements as in [21,64] or current-mode DACs as trimming
elements [45]. Unlike [3, 31], the proposed scheme is independent of other amplifier
parameters and the offset cancelation by itself dissipates no additional power.
1.3.2 Mismatch in Voltage References
In CMOS technology the bandgap voltage (Vbg) implemented using parasitic bipolar
junction transistors is the popular choice for implementing a voltage reference (Vref ).
The bandgap reference results from the addition of a Vbe and a scaled version of ∆Vbe
6
and is given by













is the emitter area ratio of two bipolar transistors. The resulting reference
voltage is restricted to 1.206, the energy bandgap of silicon. First order temperature





, as Vbe and Ut exhibit
opposite temperature behavior. This compensation results in temperature coefficients
in the range of 25− 50ppm/oC [39]. Higher order temperature effects can be reduced
with more complicated schemes such as curvature correction [38].
Temperature dependence and initial accuracy of bandgap references is often de-
graded by device mismatch. The major source of error is caused by Vbe mismatch, as





introduce minor errors due to relative mismatches. Some kind of trimming circuit
is usually required to compensate for these mismatches. Typically optimal first order
temperature compensation is achieved by trimming R2 with the use of poly-fuses,
laser trimming, or digital memories at the cost of die area. Additional trimming is
needed when a highly accurate reference value other than 1.206 is desired.
In this work, two compact programmable architectures that implement a voltage
reference based on the charge difference between two floating-gate transistors are
presented. The references exhibit a low temperature coefficient as all the transistors
temperature dependencies are canceled. Programming the charge on the floating-gate
transistors provides the flexibility of an arbitrary voltage reference value with a single
design and also allows for a high initial accuracy of the reference.
1.3.3 Mismatch in Current References
Temperature compensation of a current reference is a difficult task as typical ap-
proaches rely on specific device parameters for proper performance. Optimal com-
pensation and high accuracy of the reference is difficult to obtain since parameter
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values can not be predicted accurately due to random variation across process, dies,
and runs. Also, the current reference value is typically dictated by the compensation
method; temperature compensation is only obtained for a single, non-arbitrary cur-
rent value. Trimming circuits are often used to ensure proper temperature behavior
of the current reference and improve its accuracy.
A common approach when designing a current reference is to apply a voltage











Typically the bandgap voltage is selected to implement Vref while R can be any
resistive device available such as poly or MOS resistors. Temperature compensation
is obtained by purposely designing a bandgap voltage with linear temperature depen-
dence to cancel the temperature dependance of the selected resistor. The temperature
dependance and accuracy of the reference will be affected by device mismatch, mainly
due to ∆Vbe and ∆R. A trimming circuit is usually required to obtain optimal temper-
ature compensation. Also, arbitrary current reference values are not possible without
additional trimming circuits.
This work introduces a novel programable temperature compensated current ref-
erence. The proposed circuit achieves a first order temperature compensation by
canceling the negative temperature coefficient (TC) of an on-chip poly resistor with
the positive TC of a MOS transistor operating in the ohmic region. Flexibility and
immunity to device parameters are enabled trough the use of floating-gate transis-
tors. Programmability of the ohmic resistor enables optimal temperature compen-
sation while programmability of the reference voltage allows for an accurate current
reference for a wide range of values.
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1.3.4 Mismatch in Current-Steering Digital-to-Analog Converters
Current-steering DACs are based on an array of matched current sources which are
unity or binary weighted. The intrinsic accuracy of a current-steering DAC is dictated
by device mismatch. Architectures variants, such as the two-stage, the interpolated,
and the segmented architectures, are often used. The difficulty to meet a certain
intrinsic accuracy specification due to the random mismatches between the current
sources, however is the same for all architectures. Large devices, randomized layouts,
and laser trimmings, among others, are techniques often used to reduce mismatch
and obtain higher precision. These techniques improve linearity, but at the expense
of die area, power dissipation, and/or dynamic performance.
In this work, a Vth compensated digital-to-analog converter (DAC) is presented.
The use of floating-gate transistors allow to compensate for the inherent Vth mis-
match of the MOS transistors. This approach enables higher accuracy along with a
substantial decrease of the die size.
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CHAPTER II
A PROGRAMMABLE ANALOG MEMORY
2.1 Floating-Gate Transistor: An Analog Memory
The successful use of floating-gate transistors in analog circuits depends on under-
standing certain key aspects of these devices. A careful look is taken at the character-
istics and behavior of floating-gate transistors; issues such as programming, precision,
accuracy, and charge retention are addressed in this chapter.
2.1.1 Circuit Description
Figure 1 shows the circuit diagram of a pMOS floating-gate transistor along with its
layout. A floating-gate transistor consists of a pMOS transistor with its gate terminal
connected to a capacitor. The basic structure of a floating gate memory relies on an
insulated poly-silicon layer, the floating-gate, interposed between the substrate and
the control gate Cin. Electrons and holes in the insulated floating gate cannot escape
from it, hence granting a permanent storage information. Charge on the floating node
can be modify using channel hot-electron injection or Fowler-Nordheim tunneling.
External inputs to the floating gate are capacitively coupled through Cin and
Ctun as seen in Figure 1. Capacitor Cin is typically used as the input to the transistor
(analog to the gate terminal of a standard MOS transistor) while Ctun is only used for
tunneling. The tunneling capacitor is implemented using the gate oxide between the
gate poly-silicon and an n-well (commonly known as a MOS capacitor). Capacitor
Cin can be implemented as a poly-poly capacitor as shown in Figure 1, or as a
MOS capacitor. The current of the floating-gate transistor will be determined by
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Figure 1. Floating-Gate Transistor: Circuit schematic and layout of a floating-gate
pMOS transistor.
2.1.2 Analytical Description
Consider the floating-gate transistor presented in Figure 1 operating in the strong
inversion region. Neglecting Early effects, assuming saturation and Vsb = 0V, the




(Vs − κVfg − κVth)2 (12)
where K is the transconductance parameter, Vfg is the floating gate voltage, Vs is the





The floating gate voltage Vfg can be expressed as the combination of the charge
Q stored on the floating node and the capacitively coupled input Vg. Assuming
Vtun = 0V, Vfg is given by








where CT = Cin +Ctun +Cparasitic is the total capacitance of the floating-node. An Id





(Vs − κeffVfg − κV ′th)2 (15)










and V ′th is the modified threshold voltage given by




Now, consider the floating-gate transistor presented in Figure 1 operating in the
weak inversion (sub-threshold) region. Again, neglecting Early effects, assuming sat-






where Ut is the thermal voltage and I
′
o is a pre-exponential constant made up of






where all variables have been previously defined.
As seen in (15) and (19), the only difference between a floating-gate transistor and
a standard MOS device relies in κ and Vth. The change in κ, due to the capacitive
coupling as seen in (16), can be viewed as a change in the gain of the transistor.
For Cin >> Ctun + Cparasitic, κeff can be approximated as κ. The change in Vth,
due to the charge stored on the floating node as shown in (17), can be viewed as a
threshold voltage shift. Thus, by removing or adding electrons from the floating node,
the effective threshold voltage of a pMOS floating-gate transistor can be increased
12



























Figure 2. Threshold Voltage Modification: Drain current of a floating-gate transistor
as a function of the gate voltage for different ∆Q values in the floating node.
The inset figure emphasizes the sub-threshold region.
or decreased respectively, as demonstrated graphically in Figure 2. Here, the drain
current of a transistor is plotted against the gate voltage for both above threshold
and below threshold operation (inset).
2.2 Charge Modification Mechanisms
Programming of the floating-gate voltage is achieved by modifying its charge. In
this work Fowler-Nordheim tunneling and hot-electron injection are used to add and
remove electrons form the floating-gate, respectively. Tunneling is mainly used as a
global erase while injection is used for accurate programming.
2.2.1 Fowler-Nordheim Tunneling
Fowler-Nordheim tunneling [34, 52] can be defined as the process of tunneling an
electron across the Si−SiO2 barrier. This phenomenon occurs when the electron has
enough energy to surmount the Si − SiO2 barrier. Tunneling is enabled by applying







Figure 3. Electron Tunneling: Cross section of the MOS capacitor along with the biases
required to enable tunneling.
barrier.
The tunneling junction is nothing but a capacitive connection to the floating-gate
(see Figure 1). The floating-gate forms one terminal of the capacitor while the other
terminal is called the tunneling voltage, Vtun. The tunneling capacitor is fabricated
as a MOS capacitor formed on an n-well as shown in Figure 3. The tunneling voltage
makes an ohmic contact to the n-well using an n+ diffusion layer. It should be noted
that the poly-silicon floating-gate is directly connected to the poly-silicon gate of the
tunneling MOS capacitor.
In this work, tunneling is used to remove electrons from the floating node. By
applying a high tunneling voltage (> 15V for a 0.5µm CMOS process), high electric
fields are generated at the Si−SiO2 interface thus enabling electrons tunnel across the
oxide. The amount of charge transferred due to tunneling depends on the tunneling
voltage and the amount of time the high electric field is sustained across the Si−SiO2
barrier.
2.2.2 Hot-Electron Injection
Hot-electron injection [29,76] occurs in pMOS transistors when carriers are accelerated
to a high enough energy level to surmount the Si − SiO2 barrier. At high electric











Figure 4. Electron Injection: Cross section of the floating-gate transistor along with
the biases required to enable injection.
the drain-to-channel depletion region via hot-hole impact ionization. These electrons
travel back into the channel region, gain sufficient kinetic energy such that they cross
Si−SiO2 barrier, and are injected onto the floating-gate. Electrons that do not cross
the Si − SiO2 barrier are swept away towards the bulk and flow as bulk currents. A
pictorial diagram of the hot-electron injection phenomena is presented in Figure 4.
In this work, hot-electron injection is used to precisely add electrons to the floating
gate. Injection is enabled with a high source-to-drain electric field when there is
current flowing through the channel. This is physically achieved by applying a Vsd >
5V for a certain amount of time in a 0.5µm process. The amount of charge transferred
will be a function of the initial current Iinit, the drain-source voltage Vds, and the pulse
time tpulse [29].
2.3 Programming Precision
The accuracy to which one can program floating-gate transistors to a target current
depends on the smallest drain current change that can be programmed onto a floating-
gate device. In order to estimate the design choices available to improve programming
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where ∆I is the minimum programmable change in drain current that is necessary to
meet a system level accuracy specification and I is the bias current of the floating-
gate transistor. It should be noted that such a definition results in the FOM being
represented in the familiar binary system, as number of bits of accuracy achievable.
In the discussion below, the FOM is related to floating-gate circuit parameters for
operation in both the weak and strong inversion regimes such that the floating-gate
transistor can be designed to achieve the required bits of precision.
2.3.1 Weak Inversion
Consider a floating-gate pMOS transistor operating in the weak inversion regime.








A ∆Vfg change in the floating-gate voltage can be expressed as a ∆I change in drain
current given by






Dividing (22) by (21), noting that ∆Vfg =
∆Q
CT
, and solving for ∆I
I
the achievable












where CT is the total capacitance at the floating-gate and ∆Q is the programmed
charge. It is clear from (23) that the achievable precision is inversely proportional
to the charge that can be reliably transferred onto the floating-gate and directly
proportional to the total floating-gate capacitance.
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2.3.2 Strong Inversion
Consider a floating-gate pMOS transistor operating in the strong inversion region.




[Vs − κ (Vfg + Vth)]2 . (24)
Programming the device, such that a charge transfer of ∆Q results in a change in the
floating-gate voltage of ∆Vfg, modifies the drain current to be
I + ∆I =
K
2
[Vs − κ (Vfg + Vth + ∆Vfg)]2 . (25)
Dividing (25) by (24) and manipulating the algebra with the assumption that ∆Vfg










As can be observed from (26), the achievable precision is inversely proportional to the
charge that can be transferred onto the floating-gate and directly proportional to the
overdrive voltage of the device and the total floating-gate capacitance. Comparing
(26) with (23), it should be noted that with identical CT and ∆Q, the achievable
precision is higher in the strong inversion region than in the weak inversion region.
2.3.3 Experimental Results
In order to verify the theory presented above, a test chip was fabricated in a 0.5µm
CMOS process. The prototype chip consisted of an array of floating-gate pMOS
transistors with the same aspect ratio but with varying input capacitors such that
CT varied from one transistor to another.
Figure 5(a) shows the change in current of floating-gate transistors with different
CT values and identical programmed ∆Q. As expected from (23) and (26), the change
in current is inversely proportional to CT , independent of the region of operation.
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Figure 5. Programming Precision: (a) Plot of ∆I as a function of the total capacitance
CT on the floating-node for a fixed ∆Q. (b) Plot of the FOM as a function of
the initial current for a fixed ∆Q.
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Table 1. Achievable Bits of Accuracy (FOM)
Weak Inversion Strong Inversion
⇓CT ∆Q⇒ 1e− 10e− 100e− 1e− 10e− 100e−
10fF 11.18 7.85 4.83 13.44 10.12 6.8
100fF 14.5 11.18 7.85 16.76 13.44 10.12
1pF 17.82 14.5 11.18 20.09 16.76 13.44
programmed ∆Q. As expected from (23), the FOM is independent of the initial
current in the weak inversion region. In the strong inversion region the FOM exhibits






Table 1 presents quantitative numbers for the FOM for both the weak inversion
and strong inversion regions based on the theory developed above. The FOM has
been calculated for different values of ∆Q and CT using a κ of 0.7, a Ut of 26mV,
and a Vod of 250mV (for strong inversion). Using the above developed theory and
depending on the region of operation of the floating-gate transistor, one can design a
floating-gate transistor such that a target accuracy specification is met.
2.4 Automated Rapid Programming of Floating-Gates
With the recent increase in the number of floating-gate devices used as analog ele-
ments in a single IC [10,23,80], accurate and fast programming has become essential
for the viability of this approach. A first-principle model for hot-electron injection
has been presented in [30]. Adaptation of this model for programming purposes is not
trivial because it is computationally complex and intensive. This work presents novel
method that can be used to program large floating-gate arrays at fast rates with 0.2%
of accuracy over a wide range of currents (3.5 decades). The proposed programming
algorithm minimizes programming time by choosing an optimal injection rate for a







































Figure 6. Injection Rate Characterization: A plot of ∆I as a function of Iinit for several
Vds values.
once as part of a calibration procedure. The mathematical model developed condenses
this characterization data into a few parameters, thus simplifying its complexity.
2.4.1 Array Characterization
As discussed in Section 2.2.2, the injection rate of a floating-gate transistor is a
function of the initial current (Iinit), the drain-source voltage (Vds), and the pulse
width (tpulse). Characterization of the array is performed by measuring the injection
rates of the elements in the array for different Iinit and Vds values. This is shown
graphically in Figure 6, where ∆I is plotted against Iinit for several Vds values. A
first order fit would suffice for sub-threshold currents but for above threshold currents
a second order gives a better estimate. Figure 7 shows ∆I against Vds for an specific
Iinit. This plot was obtained from the family of curves in Figure 6 as demonstrated
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Figure 7. Injection Rate Characterization: A plot of ∆I as a function of Vds for a given
Iinit.
2.4.2 Mathematical Model




















where IS0 is a bias current with units of amperes and k0, k1 and k2 are unitless
functions of Vds. Figure 8 shows the variation of the k parameters of (27) with Vds. It
can be seen that k1 and k2 are constants while k0 is a linear function of Vds. Therefore
the change in relative current is linearly dependent on Vds, which corroborates the
results shown Figure 7.







= m·Vds + f (28)
where m, with units of 1/Volts, and f , unitless, are functions of Iinitial. Figure 9(a)












K0 = 2.129 (VDS) - 22.624













Figure 8. Mathematical Modeling of Injection: Variation of model parameters k1, k2,
and k3 with Vds.
Iinitial. Both variations can be approximated by using second order relationships. The



























where a0, a1 and a2 are regressed parameters with units of 1/Volts, and b0, b1 and
b2 are unitless regressed parameters. This quadratic behavior of m and f with Iinitial
corroborates (27).
By substituting (29) and (30) in (28) an expression for Vds in terms of Iinitial and





























































m = 0.018x2 + 0.255x + 2.939
where, x = Log(Iinitial/IS0)
(a)












f = -0.248x2 - 2.733x - 27.107
where, x = Log(Iinitial/IS0)
(b)
Figure 9. Mathematical Modeling of Injection: (a) Variation of model parameter m
with Iinitial. (b) Variation of f with Iinitial.
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Figure 10. Target Programming: Asymptotic approach toward programming various
target current.
Since this equation is a direct calculation of Vds, the computational complexity has
been reduced, only 6 parameters (a0, a1, a2, b0, b1, and b2) need to be stored and no
regression has to be done before each injection. For a given Iinit and a desired ∆I an
optimal Vds value can be obtained for injection.
2.4.3 Experimental Results
The algorithm was tested using large floating-gate arrays in 0.25µm and 0.5µm
CMOS processes. Figure 10 shows how ten different elements were programmed
asymptotically using the proposed algorithm. Each element had an initial current of
10nA (an arbitrary choice). The dashed lines show the target currents. The program-
ming procedure stops when an element has been programmed to within 0.2% of the
target current. The number of pulses increase with increasing target currents. The
average number of pulses required are 7-8 for programming currents within 2 decades.
This algorithm can be used to program both deep sub-threshold currents and


































Figure 11. Programming Accuracy: Average percentage error of a 50 sample data for
a wide range of programmed currents.
target current) for a target current range of 100nA − 1µA is plotted in Figure 11.
The algorithm can be used to program target currents within 0.2% of accuracy over
3.5 decades (as shown in inset) in both 0.25µm and 0.5µm CMOS processes.
Floating gate architectures have been used as analog computational elements in a
number of applications [10,23]. Arbitrary waveforms can be stored on-chip accurately
using the proposed algorithm. Figure 12(a) shows sine waves of 4nApp, 40nApp, and
80nApp that were programmed onto 50 floating gates. The DC of these sine waves were
100nA. The bubbles indicate the programmed values while the solid lines represent
the ideal targeted sine waves. The pulse width used for this experiment was 20µs.
The average number of pulses required to approach the target currents asymptotically
were 4-6 pulses. It can be observed that the maximum error is less than 0.2%. Figure
12(b) shows the percentage error of a 40nApp sine wave programmed over a DC current
of 1µA (see inset). A maximum error of 0.07% was obtained.
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(b)
Figure 12. Analog Storage: (a) Current values for a row of 50 floating-gate transistors
programmed as sine wave of 4nApp, 40nApp, and 80nApp. (b) Percentage error
for a 40nApp sine wave programmed at a DC current of 1µA.
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Figure 13. Analog Computational Elements: (a) A 8x8 DCT kernel programmed onto
a floating-gate transistor array around a DC current value of 10nA. (b)
Percentage error of the 8x8 DCT kernel.
a floating-gate array around a DC current value of 10nA. A pictorial diagram of the
programmed DCT is shown in Figure 13(a). The maximum average deviation of the
programmed values was 0.08% as seen in Figure 13(b).
2.5 Charge Retention
Floating-gate transistors inherently have good charge retention capabilities on account
of the gate being surrounded by a high quality insulator. Initial investigations of
floating-gate retention were carried out by observing the drain current of a floating-
gate device for long periods of time. Figure 14(a) shows the drain current of a
floating-gate transistor measured over a period of 380 hours. The drain current was
programmed from a current of < 1µA to an initial value of 30µA and displayed a
mean value of 29.93µA with a standard deviation of 28nA (see Figure 14(b)). The
current exhibits a short-term drift in the beginning beyond which no significant drift
can be observed. This short-term drift is on account of the interface trap sites settling
to a new equilibrium after programming [64]. Similar results have been observed in a
27

































Mean = 29.927 µA
σ  = 27.8 nA



















Figure 14. Long Term Retention:(a) Drain current of a floating-gate transistor in a
0.5µm CMOS process measured over 16 days. (b) Drain current distribution
of a floating-gate transistor current measured over 16 days.
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1.5µm CMOS process [4]. Although this is a good indicator of the charge retention
capabilities of floating-gate transistors, accurate estimates of the long-term charge
retention can be made through accelerated life time tests.
2.5.1 Long Term Charge Loss
Long-term charge loss in floating-gate transistors occur due to the phenomenon of
thermionic emission [18, 21, 60, 64]. The amount of charge lost is a function of both






where Q(0) is the initial charge on the floating-gate, Q(t) is the floating-gate charge
at time t, υ is the relaxation frequency of electrons in poly-silicon, φB is the Si −
SiO2 barrier potential in electron-volts, k is the Boltzmann’s constant, and T is the
temperature. As expected from (32), charge loss in floating-gates is a slow process
that is accelerated at high temperatures.
Floating-gate charge loss is measured indirectly by measuring the change in the
transistor’s threshold voltage. Programming floating-gate transistors by adding/removing







where, Q is the floating-gate charge, V
′
th is the threshold voltage of a non floating-gate
device, and CT is the total capacitance at the floating node. Using (33) the charge







where Vth(t) indicates the threshold voltage of the device after time t and Vth(0)
represents the initial programmed threshold voltage.
In order to estimate the amount of charge loss in floating-gate transistors the

























Figure 15. Charge Retention: Charge loss measured at different temperatures and time
periods as estimated from threshold voltage changes is plotted using ◦’s
along with the extrapolated theoretical fits in solid lines.
exhibit a wide spread in their values. Extraction of these parameters was done for
a 0.5µm process by programming the floating-gate transistors to a threshold voltage
of −0.5V and storing them at high temperatures for a predefined time period. The
change in threshold voltage was measured and using (34) the relative charge loss Q(t)
Q(0)
was estimated. Expressions for υ and φB can be derived from (32) as
φB =
kT1T2



















and the subscript i denotes different data points. Using (35) and
(36), the values for the barrier potential and the relaxation frequency were extracted
to be 0.9eV and 60s−1 for a 0.5µm CMOS process. Values of 0.0618eV and 55ms−1
were extracted for a 0.35µm CMOS process. Figure 15 shows the measured floating-
gate charge loss along with a theoretical extrapolated fit using the estimated model
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Table 2. Floating-Gate Retention in 10 Years
10% Programmed Change 50% Programmed Change
Temperature ∆Q/Q ∆Vfg ∆I/I ∆Q/Q ∆Vfg ∆I/I
25◦C 10−3% 36.7nV 2×10−4% 10−3% 156nV 9×10−4%
90◦C 0.62% 16.4µV 0.06% 0.62% 65µV 0.47%
140◦C 18.2% 0.45mV 1.8% 18.2% 1.92mV 10.7%
parameters. The measured data agrees well with the theoretical prediction; this result
has been observed across many floating-gate devices.
Using the extrapolated values for the parameters υ and φB, retention numbers
were estimated using (32) for transistors operating in the weak inversion. Table 2
summarizes the data retention numbers for the 0.5µm process for two different cases
of programmed difference currents, namely, a 10% change and a 50% change for a
time period of 10 years for different temperatures. A total floating-gate capacitance
of 100fF and a κ of 0.7 has been assumed for these calculations. As can be observed
from Table 2, the percentage change in charge over time at different temperatures is
the same, irrespective of the programmed current difference between devices. How-
ever, the change in the floating-gate voltage with time for different temperatures
depends on the programmed current difference. This is on account of the fact that
larger the current difference, larger is the difference in charge and so larger is the
absolute change in the charge with time for a given temperature. This results in the
change in the floating-gate voltage being larger for a larger current difference. For
the same reasons, the percentage change in programmed currents is larger for the
case of the 50% programmed current difference as against the 10% programmed cur-
rent difference. As can be observed, floating-gate transistors display excellent charge
retention capabilities.
Direct tunneling through the gate oxide (gate leakage) is a limitation for charge
retention in floating-gate transistors for oxide thicknesses less than 5nm which are
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typical for finer line processes (< 0.25µm). However, in smaller dimension processes,
floating-gate transistors can be implemented using the available thick oxide transistors
thereby preserving their charge retention capabilities.
2.5.2 Radiation Effects
It is a well known fact that radiation affects the charge retention capabilities of
floating-gate transistor memories. For example, exposure of floating-gate transistors
to ultra-violet (UV) radiation is a commonly used technique in EPROM devices
to erase the information stored on the floating-gate [1]. Exposing the floating-gate
transistor to high energy UV rays imparts sufficient kinetic energy to the electrons
stored on the floating-gate to surmount the Si − SiO2 barrier, thereby erasing the
floating-gate.
The use of floating-gate memories for space applications has motivated the study of
the radiation effects on their retention capabilities. In particular, flash memories have
been studied after radiation exposure by several authors [48, 59, 66], regarding both
total ionizing dose effects1 and single event upsets2. In both cases, the most radiation
sensitive part of commercial flash memories is the complex circuitry external to the
floating-gate memory cell array [59]. The loss of the charge stored in the floating
gate of a programmed cell and the consequent threshold voltage shift ∆Vth have been
less frequently investigated in literature [22, 51]. It has been demonstrated in [51]
that floating gate charge loss upon heavy ion irradiation is not negligible and is more
evident when decreasing the floating gate area. At this point, no studies have been
reported regarding the radiation effects in floating-gate memories when used as analog
memories instead of digital memories.
1Cumulative long term ionizing damage due to protons and electrons.
2A change of state caused by a high-energy particle strike to a sensitive node in a micro-electronic
device, such as in a microprocessor, semiconductor memory, or power transistors.
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Table 3. Summary of Floating-Gate Transistor Performance
Parameter Value
Technology 0.25µm and 0.5µm N-well CMOS
Floating-Gate Dim.(W/L) 6λ / 4λ
Array size 96×16
Maximum % Error < ±0.2%
Pulse Width 20µs
Global Erase Fowler-Nordheim tunnel
Programming mechanism Hot–electron injection
Current range 150pA to 1.5µA
Avg. no. of pulses for programming 7-8
Charge Loss 10 years @ 25oC 0.001%
2.6 Summary
The key design issues when using floating-gate transistors in analog circuits has been
discussed. Equations that can be used in designing the W/L and CT of the floating-
gate transistors for a given precision have been derived. It has also been demonstrated
that the programming accuracy will depend of the region of operation. A predictive al-
gorithm that can be used to program large arrays of floatinggate elements at fast rates
has been presented. Experimental measurements for different applications showed an
accuracy of < 0.2% over a wide range of target currents (over 3.5 decades). Charge
loss in floating-gate transistors has been studied using the framework of a thermionic
emission model. A negligible loss in charge has been extrapolated for 10 years at 25oC
for a 0.5µm CMOS process. A compilation of the experimental results presented in
this chapter can be seen in Table 3. In summary, the non-volatile charge retention
when combined with programmability, makes floating-gate transistors well suited for
use in high performance analog circuits.
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CHAPTER III
A PRECISION CMOS AMPLIFIER
This chapter presents a floating-gate based offset cancelation scheme for a folded
cascode amplifier. The proposed approach results in continuous-time operation of
the amplifier with long-term offset cancelation that obviates the need for any refresh
circuitry. This scheme is no limited to low-bandwidth applications and does not use
sampling techniques, hence avoids such issues as charge injection, clock feed-through,
and under-sampled wide-band noise.
3.1 Previous Work
Mismatches between MOS transistors pose a serious challenge to analog circuit de-
signers and most commonly manifest themselves as an offset voltage in operational
amplifiers. Techniques commonly used to reduce the offset voltage in amplifiers in-
clude auto-zeroing, correlated double sampling, and chopper stabilization [31]. Auto-
zeroing is primarily useful for sampled data systems and is limited by issues such as
charge injection, clock feed-through, and wide-band noise folding into the baseband
on account of under-sampling. For a continuous-time operation, chopper stabilization
or ping-pong amplifiers are typical alternatives. The chopper amplifier is limited in
use to low-bandwidth applications while the ping-pong approach involves the use of
multiple amplifiers and multi-phase clocks that add additional overhead in terms of
area and power.
Correcting analog circuit mismatch using resistor trimming is an alternate tech-
nique. Resistor trimming is usually performed using laser annealing, laser trims, poly
fuses, and zener zapping. Both laser annealing and laser trims are expensive and do













Figure 16. Amplifier Macromodel: The inherent input referred offset voltage Vos of the
amplifier is canceled by programming an offset current Ios using floating-gate
transistors.
zapping is discrete in nature and therefore accuracy is limited to the smallest resis-
tor step used. Also, using a number of zener diodes and poly fuses involves an area
penalty. All of the above resistor trimming techniques are one-time programmable.
The use of floating-gate transistors to correct for mismatch in analog circuitry has
been investigated by other authors as well [21,64]. The approach in [21] results in an
uni-directional offset cancelation. This requires an intentional offset creation of the
correct polarity during the design phase of the amplifier for proper operation. This
intentional offset creation has been cited as the reason for the degradation of the offset
voltage temperature sensitivity [21]. The work in [64] introduces a trimming circuitry
based on floating-gate transistors to produce a difference current which is then used as
a building block to compensate for mismatch induced errors. The proposed approach
in this paper is conceptually similar to that in [64] in that it uses a differential current
to trim offsets. However, the difference current is created using just two floating-gate
transistors which then form an integral part of the amplifier of interest. This results


















Figure 17. Floating-Gate Based Offset Compensation: A circuit implementation of the
proposed offset removal scheme in a single stage folded-cascode amplifier.
3.2 Proposed Offset Voltage Compensation
The amplifier macro-model shown in Figure 16 illustrates the concept of using floating-
gate transistors to cancel the input offset voltage of an amplifier. Here the inherent
offset voltage Vos of the amplifier is nullified by an offset current Ios in the opposite
direction. A programmable Ios is enabled through use of floating-gate transistors,
thus allowing for offset correction after fabrication. Such an approach results in a
compact architecture with a simple design strategy that avoids the overhead of using
floating-gate transistors as separate trimming elements as in [21,64] or current-mode
DACs as trimming elements [45]. Also, the proposed offset cancelation scheme is in-
dependent of other amplifier parameters unlike other approaches [3,31] and the offset
cancelation by itself dissipates no additional power.
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3.2.1 Amplifier Architecture
A practical implementation of the proposed approach is shown in Figure 17 through
the use of a single stage folded cascode amplifier. The only distinction from the
typical folded cascode topology [6] is the use of floating-gate transistors for M3 and
M4. Here the offset current Ios is programmed as the current difference I3-I4 between
M3 and M4 such that inherent offset voltage of the amplifier Voff can be canceled.
Multiplexors S1 and S2 allow the isolation of transistors M3 and M4 for programming
purposes. During normal operation, M3 and M4 behave as typical current sources.
A key advantage of this architecture is that the programming transistors are an
integral part of the amplifier thereby simplifying the design process. Initially, design
of a typical folded cascode is performed; all transistors are sized according the speci-
fications required. Offset compensation is then added by making M3 and M4 floating
gate transistors. Appropriate switches are then added to isolate the floating-gate
transistors during programming. Finally Cin is sized to meet the CT requirement
given by the FOM (refer to Section 2.3).
3.2.2 Input Referred Offset Voltage Cancelation
The analytical expression for the relationship between the input referred offset voltage











′ is the true uncompensated offset voltage of the amplifier, gmn1 is the
transconductance of M1, gmp3 is the transconductance of M3, and ∆Vfg3−4 is the
difference between the floating-gate voltages of M3 and M4. As seen in (37), the
offset voltage can be canceled by programming a ∆Vfg3−4 value opposite to Voff
′.
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The minimum offset achievable will be determined by the minimum ∆Vfg3−4 pos-

















as seen in (38).
3.2.3 Offset Voltage Temperature Sensitivity
Assuming the device mismatch is dominated by the ∆Vth [46], the temperature sen-
sitivity of the offset voltage can be analyzed by rewriting (37) as follows







where ∆Vth1−2 is the threshold voltage mismatch between M1 and M2, and ∆Vth5−6 is
the threshold voltage mismatch between M5 and M6. The only temperature depen-
dance arises from the
gmp3
gmn1
ratio in second term, due to the difference in the mobility
coefficient of electrons and holes.
Assuming all transistors are operating in strong inversion, the offset voltage ex-
pression as a function of the transistors bias currents can be obtain from (39) as











The offset voltage temperature dependance can be approximated to a first order








































where np and nn are the mobility temperature coefficients of a pMOS and an nMOS







Figure 18. Amplifier Die Micrograph: The prototype circuit occupies an area of
115µm×45µm in a 0.5µm CMOS process.































The temperature dependence of the offset voltage is solely dictated by the difference
between device parameters np and nn, as shown in (42).
3.3 Experimental Results
A prototype amplifier was fabricated in a 0.5µm CMOS process. The chip micro-
graph of the proposed amplifier is shown in Figure 18. The total area of the amplifier
excluding the buffer is 115µm×45µm. The additional area occupied by the input ca-
pacitors and the switches on account of using floating-gate transistors is 45µm×45µm.
The amplifier was designed to operate in the strong inversion region and was tested
with a 3.3V power supply.
Applying (37) and programming the drain currents of transistors M3 and M4, the
prototype amplifier was programmed to five different offset voltages in steps of 10mV
ranging from −20mV to +20mV . Figure 19 shows the DC transfer characteristics
of the amplifier configured as a comparator with the non-inverting terminal held
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Figure 19. Offset Programming: Transfer curves of the prototype amplifier configured
as a comparator with offset voltages programmed in 10mV steps.
at 1.65V . As can be observed the comparator trip points are evenly spaced 10mV
apart as programmed. Also, it can be seen that the amplifier can be programmed
to display different offset voltages with both positive and negative polarities. This
clearly demonstrates the programmable nature of the approach, a feature that could
be exploited when designing, for instance, comparators.
Accurate measurements of the offset voltage were made by using the amplifier
under test along with a second amplifier configured as a nulling amplifier forming a
servo loop [20] as seen in the inset of Figure 20(a). Figure 20(a) shows the measured
input referred offset voltage of the amplifier plotted against the various programmed
floating-gate transistor difference currents in steps of 100µV . The measured data
shows a linear dependence of the offset voltage with the programmed difference cur-
rents as expected from (37). As can be observed in Figure 20(b), that zooms into the
region encircled in Figure 20(a), the offset voltage of the prototype amplifier can be
reduced to 25µV . Experimentally, it is possible to program current increments as low
40



























































Figure 20. Offset Cancelation: (a) Plot of the input offset voltage against I3 − I4, pro-
grammed in 100µV steps. (b) Optimal voltage cancelation; a minimum offset
voltage of 25µV was obtained.
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Figure 21. Offset Voltage Temperature Sensitivity: Temperature variation of the input
referred offset voltage across for a temperature range of 170oC.
as 0.1nA. Theoretically, this indicates that offset voltages in the 100′s of nano-volts
range are possible to achieve. At present however, the primary limitation has been
the internal noise of the amplifier itself.
Figure 21 shows the temperature sensitivity of the input offset voltage. The offset
voltage was measured for temperatures ranging from −40 ◦C to 130 ◦C after been
programmed to 37µV at 25◦C. A maximum change of 130µV was observed over the
full temperature range of 170 ◦C.
In order to experimentally observe the offset drift with time, the amplifier was
programmed to an initial offset voltage of around −50µV from an initial offset voltage
of 1mV and then it was measured continuously over a period of 110 hours. Figure 22
shows the measurement of the offset voltage as a function of time. As can be observed,
the offset voltage exhibits an initial short term drift of about −10µV on account of
the interface trap sites settling to a new equilibrium. Beyond the initial short-term
drift, the offset voltage drift is negligible as expected from earlier measurements on
42






















Figure 22. Offset Voltage Drift: Offset voltage variation as a function of time for a
period of 110 hours.
floating-gate charge retention.
3.4 Summary
An amplifier topology that uses floating-gate transistors to compensate for the in-
herent offset voltage has been presented. The approach places minimal overhead on
the amplifier design with non-volatile storage of the offset reduction information. A
prototype amplifier has been fabricated in a 0.5µm standard digital CMOS process
and trimmed to an offset voltage of 25µV . The offset voltage exhibits a temperature
sensitivity of 130µV over a temperature range of 170oC. A summary of the exper-
imental results is shown in Table 4. Table 5 presents a qualitative comparison of
the proposed scheme with the other techniques commonly used to reduce the offset
voltage, previously discussed in Section 3.1. The main advantages of the proposed
approach over these techniques are: 1) it involves no sampling and hence avoids
such issues as charge injection and clock feed-through that are serious limitations to
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Input Common Mode Range 1.2V − 3.1V
Output Voltage Swing 0.2V − 3.1V
Input Offset Voltage ±25µV
Offset Voltage Drift with Temperature 130µV /170◦C
Offset Voltage Drift @ 25◦C for 10 yrs 0.5µV
Open Loop Gain 63dB
Unity Gain Bandwidth @ CL = 20pF 10MHz
Phase Margin 60◦
Common Mode Rejection Ratio 73dB (Simulation)
Power Supply Rejection Ratio 77dB (Simulation)
Input Referred Noise (rms) 8.9µV (Simulation)
Slew Rate 5V/µs
Settling Time (10 Bit) for 100mV Step 105ns
Power Dissipation (Incl. Buffer) 8.25mW
Area (Excl. Buffer) 115µm×45µm
auto-zeroing and ping-pong schemes, 2) unlike chopper stabilization, is not limited
to low-bandwidth applications, 3) it can provide a continuous range of offset volt-













































































































































































































































































































































































































A PROGRAMMABLE LOW TC CMOS VOLTAGE
REFERENCE
This chapter presents two floating-gate based low TC voltage references. The pro-
posed circuits generate a voltage reference as the difference between to differently
programmed floating-gate transistors. This results in a programable, low TC , and
area efficient reference that does not requires trimming circuitry.
4.1 Previous Work
Voltage references are critical components in both analog and digital systems. The
accuracy, temperature sensitivity, and drift of references impact the performance of
many circuit blocks such as analog-to-digital converters, digital-to-analog converters,
and power management circuitry. Typically, the first-order compensated bandgap
voltage reference [19,36] is the preferred architecture; it provides temperature coeffi-
cients in the order of 50ppm/oC. Mismatch between design components are corrected
using a post-fabrication trim procedure while higher order temperature effects are
reduced for by using schemes such as curvature correction [71].
Several techniques have been proposed [57] for modifying the bandgap reference
voltage to provide voltages less than the bandgap voltage of silicon. The structure in
[9] uses native nMOS transistors while those in [42, 54] are architectures that avoid
low-threshold voltage devices. These architectures require matched resistors with
mismatch being addressed at the expense of area and costly post-fabrication schemes
such as laser trimming. Also, all of the above schemes restrict the output voltage to a


























Figure 23. Conceptual representation of the proposed reference: (a) Schematic diagram
of the proposed approach. (b) Graphical representation of the proposed
approach.
voltages.
A number of alternate techniques have been proposed [17, 53, 61] to design volt-
age references wherein, the reference voltage is independent of the energy bandgap
of silicon. The approach in [17] uses transistors fabricated with different threshold
voltages to generate a voltage reference while [53] exploits the difference in temper-
ature behavior between nMOS and pMOS transistors. A voltage reference has been
demonstrated based on poly-silicon gate work function difference in [61]. The use of
floating-gate in building voltage references has been demonstrated in [8] with tem-
perature coefficients of < 1ppm/oC. Excellent performance is obtained with a high
complexity circuit that in not scalable and does no support low voltage operation.
4.2 Proposed Voltage Reference
The conceptual representation of the proposed approach in designing a voltage ref-
erence is shown in Figure 23(a). To produce a temperature-insensitive output, the
reference is obtained as the difference between the effective source-gate voltages of
two floating-gate transistors. Biasing the transistors with identical currents, results



















Figure 24. Proposed Voltage Reference #1: Simplified circuit schematic of the pro-
posed programable voltage reference #1.
the transistors. The temperature dependencies of the threshold voltage and overdrive
voltage are canceled due to the differential nature of the structure as shown graphi-
cally in Figure 23(b). In Figure 23(a), the operation of finding the difference between
the charge on the floating-gates is shown explicitly using an operational amplifier for
ease of understanding. In the practical implementation of the concept, the circuit
architecture is such that the subtraction occurs without the need of an amplifier.
4.3 Reference Architecture #1
A practical implementation of the proposed concept is shown in Figure 24. The pro-
posed circuit is similar to the popular K-multiplier circuit [5] with the difference being
that transistors M1 and M2 are designed to be floating-gate transistors. Assuming
M1 and M2 are identical and their currents match, C1 = C2 = C, and the source
and bulk terminals of M1 are connected together, the reference voltage Vref can be
expressed as







where ∆Q2−1 = Q2−Q1 is the charge difference between the floating-gate transistors
M1 and M2. A more realistic expression for Vref can be written by taking in account
48
the threshold voltage mismatch between M3 and M4. Assuming strong inversion









where ∆Vthn is the threshold voltage mismatch between M3 and M4. Although ∆Vthn
will not affect Vref , due to the reference programmability, it will introduce some
temperature behavior. This analysis ignores the Early effect and assumes that the
input capacitance and the total floating-gate capacitance of the two transistors are
matched.
The proposed architecture enables a programmable voltage reference as well as a
programmable current reference. Using (43), the output current Iout and the output














respectively. Arbitrary Iout or Vout values are possible by modifying Q1 and Q2 as
seen in (45) and (46). When used as a voltage reference, R1 size can be used as a
design parameter for a predetermined power consumption at a given Vref .
A key design issue is the sizing of the input capacitance C2 of the floating-gate
transistor M2. The capacitive division caused by C2 needs to be large enough to keep
M2 in saturation. The bias current and the capacitive ratio should be designed such






Ideally a capacitive ratio of 1 ensures that M2 is in saturation for all values of Vg.
However, designing according to (47) will minimize circuit area.
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4.3.1 Reference Temperature Sensitivity
Assuming the source and bulk terminals of M1 are connected together, the temper-

















where α is the difference in temperature coefficients of the electron and hole mobilities.
Here, it is also assumed that C = C1 = C2 = CT and ∆Q2−1 displays zero temper-
ature dependence. The temperature sensitivity of Vref arises form the temperature
dependance of the input capacitor of the floating-gate transistor and temperature co-
efficient difference between the electron an hole mobility as seen in (48). Temperature
coefficient for poly-poly capacitors range from 20ppm/oC to 50ppm/oC. Typically,
the electron and hole mobility temperature coefficient is modeled as −1.5. However,
for doping concentrations greater than 1017/cm3, the temperature coefficient of elec-
tron mobility is given by −1.2 while that of the hole mobility is given by −1.9 [32].
This error can be mitigated by ensuring that the nMOS transistor pair M3 − M4
match very well.













where φF is the Fermi potential of the bulk and γ is the body effect coefficient which is
constant and independent of temperature. Note that φF , Kp, and Kn are temperature

















A Vth mismatch between M1 and M2 occurs due the connection of the bulk terminal
of M1 to Vdd. This Vth mismatch results in a degradation of the temperature behavior
as seen in (50).
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Figure 25. Voltage Reference #1 Die Micrograph: Chip micrograph of the prototype
voltage reference in a 0.35µm CMOS process.
4.3.2 Reference Minimum Power Supply
The proposed architecture is advantageous in that it is well suited for low power
supply operation. Notice that since the reference is essentially a circuit that operates
at DC, long channel devices can be used and therefore cascoding can be avoided. For
the circuit in Figure 24, the expression for the minimum power supply requirement
can be written as
Vddmin = Vref + Vthn + Vdsat3 + Vdsat1 (51)
where Vdsat1 and Vdsat3 are the minimum drain-source voltages required to keep transis-
tor M1 and M3, respectively, in the saturation region. Typical numbers for a 0.35µm
CMOS process include, Vthn=0.5V and Vdsat1=Vdsat3=0.3V. Using these numbers, a
Vddmin=1.8V can be used to obtain a maximum reference voltage of 0.7V . Modifica-
tions to the reference circuit, such as using a DC level-shifting current mirror [54],
can result in lower supply voltage operation.
4.3.3 Experimental Results
Figure 25 shows the chip micrograph of the prototype reference fabricated in a 0.35µm
CMOS process. The reference just occupies 0.0022mm2 of area, excluding buffers.
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∆Vsg = VQ2 -VQ1 (V)
50mV
83mV
Figure 26. Voltage Reference #1 Programmability: Plot of Vref against the pro-
grammed voltage difference between M2 and M1.
The prototype circuit was design to operate in the strong inversion region and used
50KΩ resistor to limit the bias currents in the µA range.
The programming capability of the proposed voltage reference is clearly demon-
strated in Figure 26. Here, a plot of the programmed reference voltage as a function
of the threshold voltage difference between transistors M2 and M1 is presented. The
plot is linear as is implicitly conveyed in the theoretical equation (43). In order to
estimate the accuracy achievable with the proposed scheme, the reference voltage
was programmed in steps of 1mV from a value of 0.25V to 0.26V . Figure 27 shows
the measured curve along the deviation of the programmed reference from the target
value. As can be observed, the average error due to programming is within 40µV.
This clearly demonstrates the high accuracy that is possible on account of the pro-
grammable nature of the reference voltage. The above accuracy of 40µV has been
achieved at the package level which is a significant advantage over other schemes such
as laser trimming that are techniques applied at the wafer level. A wafer level tech-



























Figure 27. Voltage Reference #1 Accuracy: Data point and error plot for accurate
programming of Vref .
of the stresses induced by the packaging process and the package itself.
Figure 28(a) shows experimental results for the temperature dependence of the
prototype chip. The reference voltage was programmed to five different values ranging
from 100mV to 500mV at room temperature and measured across temperature for
a range of −60oC to 140oC. Figure 28(b) provides a more detailed view of the
temperature dependence of the reference voltage for Vref = 0.4V . The reference
voltage displays a linear temperature dependence of 52µV/oC or 130ppm/oC. The
strong linear dependance with temperature is mainly due to the body-effect of M1 as
it’s bulk terminal was connected to Vdd in the prototype chip (see Section 4.3.1).
The temperature sensitivity of the reference voltage as a function of the reference
voltage is shown in Figure 29. As expected from (50), the temperature sensitivity
increases as a function of Vref . A maximum TC of 183ppm/
oC was obtained for
Vref = 0.6V, while a minimum TC of 100ppm/
oC was obtained for Vref = 0.1V.
These results were corroborated by solving (50) via numerical analysis. As can be
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Figure 28. Voltage Reference #1 Temperature Variation: (a) Voltage reference vari-
ation with temperature for different programmed Vref values. (b) Voltage
reference variation with temperature for Vref = 0.4V .
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Figure 29. Voltage Reference #1 Temperature Sensitivity: Experimental and theoret-
ical plots of the reference voltage sensitivity against their respective pro-
grammed Vref values.
observed also in Figure 29, the measured data and theoretical predictions match
closely. Both the temperature coefficient and its dependence on the reference voltage
can be reduced by eliminating the body-effect in transistor M1.
Figure 30(a) shows the reference voltage drift at room temperature for a period of
approximately 100 hours. A negligible change in the reference voltage was obtained.
Figure 30(b) shows Vref at 125
oC for a period of approximately 450 hours; a net
change of 400µV was recorded. The inset shows the same data on a log scale. A
small jump of approximately 5mV occurs, as expected from Figure 29, due to the
increase in temperature from 25oC to 125oC. It has been observed that the charge














































































Figure 30. Voltage Reference #1 Drift: (a) Measured reference voltage drift against

































Figure 31. Proposed Voltage Reference #2: Simplified circuit schematic of the pro-
posed programable voltage reference #2.
4.4 Reference Architecture #2
Figure 31 shows the schematic diagram of the proposed reference. Transistors M1
and M2 are chosen to be floating-gate transistors, with their input voltage coupled
through capacitors C1 and C2, respectively. The charge stored on these transistors is
represented by Q1 and Q2, whit a differential value of ∆Q2−1. The reference voltage
is taken as the difference between the effective source-gate voltages of M1 and M2.






An arbitrary reference value can be obtained by proper programming of Q1 and Q2
as seen in (52).
Transistors M5−M9 form a self-biased current reference circuit used to bias M10.
A startup circuit composed of M11−M12 and C is included. Transistors M3−M4 and
capacitors Ctun1 − Ctun2 are used to modify the charge of their respective floating-
nodes. The reference chip is set to the desired voltage at the factory through the
test pins Vinj, Vd, and Vtun. Switches S1 and S2 allow for the selection of M3 and
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M4 respectively. After the reference is programmed, M3 and M4 are turned off, thus
avoiding additional power consumption.
4.4.1 Reference Temperature Sensitivity
Assuming the source and bulk terminals of M1 are connected together, the temper-












Here, it is also assumed that C = C1 = C2 = CT and ∆Q2−1 displays zero temper-
ature dependence. The temperature sensitivity of Vref arises form the temperature
dependance of C1 and C2. Typically, C1 and C2 are built as poly-poly capacitors and
exhibit a TC of around 20ppm/oC to 50ppm/oC.
4.4.2 Reference Minimum Power Supply
The principle of operation of the proposed voltage reference depends on M1 and
M2 being operated in the saturation region. Low-voltage operation of the reference
is achieved by lowering the effective threshold voltage of M1 and M2 through the
programming of the common mode charge Q. The minimum supply voltage is given
by
Vddmin = Vref + Vdsat2 + Vdsat10 (54)
while the minimum output voltage is limited to Vdsat1 . Very low power operation is
possible since M1 and M2 are biased with the same current, thus avoiding the high
current values that would otherwise have been necessary for matching.
4.4.3 Experimental Results
Figure 32 shows the chip micrograph of the prototype reference fabricated in a 0.5µm
CMOS process. The reference just occupies 0.0098mm2 of area, excluding buffers.
The prototype circuit operates with a bias current of 1µA and consumes just 3.3µW .
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Figure 32. Voltage Reference #2 Die Micrograph: Chip micrograph of the prototype
voltage reference in a 0.5µm CMOS process.
Figure 33(a) shows the temperature sensitivity of the proposed reference for a
Vref = 1.5V . The reference voltage displays a linear temperature dependence of
32µV/oC or 22ppm/oC. The linear dependance with temperature is mainly due to
the poly-poly capacitors C1 and C2 as discussed in Section 4.4.1. The temperature
sensitivity of the reference voltage as a function of the reference voltage is shown in
Figure 33(b). As expected from (53), the temperature sensitivity is fairly constant
across the whole range. The proposed reference exhibits a maximum TC of 30ppm/oC.
4.5 Summary
Two simple compact programable voltage reference circuits have been presented. The
voltage reference is obtained, in both cases, as the difference in charge between two
floating-gate transistors. This technique allows for a programmable reference along
with a low TC. The proposed reference architecture #1 exhibited temperature co-
efficients of < 180ppm/oC for a voltage range of 0.05V − 0.6V . For the reference
architecture #2, temperature coefficients of < 30ppm/oC were obtained for a voltage
range of 0.9V − 2.7V . An initial accuracy of 40µV was achieved for both architec-
tures. A summary of the experimental results is shown in Table 6. Table 7 presents
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Figure 33. Voltage Reference #2 Temperature Sensitivity: (a) Voltage reference varia-
tion with temperature for Vref = 1.5V . (b) Experimental plot of the reference
voltage sensitivity against their respective programmed Vref values.
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Table 6. Summary of Voltage Reference Performance
Parameter Value - Ref #1 Value - Ref #2
Supply Voltage 2.5V 3.3V
Technology 0.35µm CMOS 0.5µm CMOS
Voltage Range 50mV − 600mV 0.9V − 2.7V
Temperature Coefficient < 180ppm/◦C < 30ppm/◦C
Temperature Range −60◦C − 140◦C −60◦C − 100◦C
Initial Accuracy ±40µV ±40µV
Power Dissipation 50µW (Vref = 0.5V ) 3.3µW
Area 52µm×42µm 134µm×73µm
the performance comparison of the proposed current reference with some of the pro-
posed architectures in the literature. The main advantages of the proposed approach
over these techniques are: 1) it allows for a very accurate reference without the use
of additional trimming circuitry, 2) unlike any other schemes, the reference value is
no dictated by device parameters, it can be programmed to any arbitrary value, 3) it























































































































































































































































































































































































































































A PROGRAMMABLE LOW TC CMOS CURRENT
REFERENCE
This chapter presents a programable temperature compensated CMOS current ref-
erence. The proposed circuit achieves a first order temperature compensation by
canceling the negative TC of an on-chip poly resistor with the positive TC of a
MOS transistor operating in the ohmic region. Programmability of the current ref-
erence is enabled with the use of floating-gate transistors, thus allowing arbitrary
current values to be set accurately. The temperature compensation is independent of
the reference value; a low TC reference is possible for a wide range of currents.
5.1 Previous Work
A current reference is an essential circuit on any analog and mixed signal system,
as is used to establish the quiescent condition for many different circuits such as
oscillators, amplifiers, and PLL’s among others. Many circuit topologies have been
proposed to reduce the temperature sensitivity [24, 28], improve the line regulation
[55], and increase the precision [25, 65] of current references. Most of the published
work has focused on minimizing their temperature dependence.
Some of the proposed architectures [24, 41, 55] use a variation of the bandgap
voltage reference circuit to obtain a low TC current reference. These approaches
take advantage of the opposite TC and the linear temperature dependence of ∆Vbe
and Vbe. Others [25, 33, 38] exploit the temperature dependence of the MOS tran-
sistor parameters Vth and µ. A temperature coefficient of 4ppm/
oC was obtained in
[44] with the use of a bipolar process. All CMOS current references [24, 65] have
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reported experimental results in the range of 50ppm/oC − 400ppm/oC for first-order
temperature compensation. With use of the second-order compensation techniques,
[33,38,41] have shown that temperature coefficients in the 10′s ppm/oC are possible;
no experimental data have been reported.
The use of programable transistors, when building a current source, has been
shown only in [73,78]. In [78] temperature compensation is achieved by programming
currents with opposite TC ; experimental results showed a 2% variation over a limited
range of 45oC to 75oC. In [73] a programmable current source is introduced briefly
without any temperature compensation.
5.2 A Programmable Current Reference
Figure 34(a) shows the circuit diagram of the proposed programmable current ref-
erence. The current reference consists of a programmable voltage reference Vref , a
resistor R, and an amplifier. Assuming the amplifier has infinite gain, the voltage





The voltage reference circuit, encircled in Figure 34(a), is composed by M1, M2,
Ctun1, and C1. Assuming M1 is off (all terminals grounded) and C1 >> Ctun1, Cparasitic,
the voltage reference will be given by




were Q1 is the charge stored on C1, a poly-poly capacitor. Figure 34(b) shows the
layout diagram of the voltage reference. The reference voltage is connected to the
input transistor of the amplifier with a poly line; transistors M1 and M2 share the gate
terminal. Inputs to this terminal are capacitively coupled through C1 and Ctun1, thus
creating a floating node (see Figure 34(a)). The voltage Vref can be set arbitrarily by
modifying Q1 with M1 [35] as seen in (56).
64
C1 M2Ctun1M1






















Figure 34. Programmable Current Reference: (a) Schematic diagram of the proposed
programmable current reference. (b) Layout diagram of the programmable
voltage reference composed by M1, M2, C1, and Ctun1.







An arbitrary Iref value can be obtained after fabrication by modifying Q1. Pro-
grammability of the current reference allows for compensation of parameter variability
as the absolute value of R could vary as much as 30%.









































R = Low TC Resistor
(a)
(b)
poly1 poly2 metalp+ n-welln+
C2a M5Ctun2M4 C2b
Figure 35. Temperature Compensated Resistor: (a) Circuit schematic of the proposed
temperature compensated resistor. (b) Layout diagram of the ohmic resistor
composed by M4, M5, Ctun2, C2a , and C2b .
temperature dependence of Iref will be dictated by R; temperature coefficient for poly-
poly capacitors range from 20ppm/oC − 50ppm/oC, thus is assumed to be negligible.
The floating-gate charge Q1 does not exhibit any temperature variations. A low
TC current reference can be obtained with a low TC resistor.
5.3 A Temperature Compensated Resistor
Figure 35(a) shows the schematic diagram of the proposed resistor R. The resistor
is a series combination of R1, a high poly resistor, and Rds, a MOS transistor (M4)
operating in the ohmic region. Resistance characteristics and temperature behavior
of the ohmic resistor are examined next, followed by a detailed discussion of the
proposed low TC resistor.
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5.3.1 A Programmable Resistor
The ohmic resistor circuit is composed of M4, M5, Ctun2, C2a , and C2b , as shown
encircled in Figure 35(a). Transistor M4, along with capacitors C2a and C2b , form a
linearized resistor [62]. Figure 35(b) shows the layout diagram of the ohmic resistor.
The gate terminals of M4 and M5 share a poly1 connection; inputs to this terminal
are capacitively coupled through C2a, C2b, and Ctun2, thus creating a floating node
(see Figure 35(a)). Charge on this floating node can be set arbitrarily by modifying
Q2 via M5 [35].
Assuming there is a charge Q2 stored in the floating node, M4 operates in the








Kn (VQ2 − Vthn)
(59)
where µn is the mobility of charge carriers, Cox is the oxide capacitance, W and L
are M4 dimensions, VQ2 =
Q2
C2




µnCox. It can be seen from (59) that Rds can be modified with VQ2 to
any arbitrary value, after fabrication.
The temperature sensitivity δRds
δT
and the first-order temperature coefficient TCRds










































respectively, were T is the temperature, n is the mobility temperature coefficient,
and α is the threshold voltage temperature sensitivity. The temperature behavior of
1The equations derived in this Section assume that M4 operates in the strong inversion region; a



















VQ2 - Vth (V)
W/L = 7
W/L = 13
Figure 36. Ohmic Resistor Programming: Plot of Rds for different VQ2 − Vthn values.







a positive TCRds is obtained.
Figure 36 shows experimental data, along with a theoretical fit, of Rds for different
VQ2 − Vthn values. As expected, the linearized version of Rds [62] follows closely the
behavior predicted by (59). Figure 37(a) shows the temperature behavior of Rds over
a temperature range of −60oC to 140oC. The ohmic resistor exhibits a strong linear
dependence with temperature; higher-order temperature effects are due to mobility.
A temperature coefficient of +4880ppm/oC was obtained for a VQ2 − Vthn value of
1.8V . Values of −1.65 and −1.6mV/oC were extracted for device parameters n and
α respectively. The temperature coefficient of Rds for different VQ2 − Vthn values is
shown in Figure 37(b). The experimental data follows closely the theoretical behavior
predicted by (61). A small difference between the temperature coefficient behavior of
different sized Rds arise from device parameter mismatch.
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TCRds = 4880.381 ppm/°C






























Figure 37. Ohmic Resistor Temperature Behavior: (a) Plot of Rds for a temperature
range of −60oC to 140oC. (b) Plot of Rds temperature coefficient for different

























Figure 38. Temperature Sensitivity Cancelation: Graphical representation of the linear
cancelation of the resistor temperature sensitivity.
5.3.2 A Low TC Resistor
Using (59), R can be written as
R = R1 + Rds = R1 +
1
Kn (VQ2 − Vthn)
(62)
where all the variables have their usual meaning. A first-order temperature variation


































Temperature sensitivity cancelation is possible for resistors with opposite temperature
behavior as seen in (64). Figure 38 shows a graphical representation of the proposed
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approach. Linear cancelation of the positive temperature sensitivity of Rds is possible
with a resistor with negative temperature sensitivity.
Substituting (61) into (65), the TC cancelation can be achieved by properly sizing
R1 and M4 according to













Although this cancelation is totally dependent on device parameters, optimal TC can-
celation can be obtained by modifying VQ2 as seen in (66).
5.4 Proposed Current Reference
Figure 39 shows a detailed circuit diagram of the proposed current reference along
with a pictorial representation of the temperature behavior of the different com-
ponents. A temperature insensitive programmable current reference is obtained by
combining the programmable current reference circuit presented in Section 5.2 with
the temperature-compensated resistor circuit presented in Section 5.3.








R1Kn(VQ2 − Vthn) + 1
]
. (67)
The temperature dependence of Iref will depend directly on R as shown in (58).
Modification of VQ2 allows for optimal TC cancelation of R, as discussed in Section
5.3.2, while modification of VQ1 allows for precise programming of Iref to any arbitrary
value. In contrast to other approaches [24, 25, 28, 33, 38, 41, 55], the TC cancelation
is independent of the Iref due to Iref
′s direct proportionality to VQ1 .
5.5 Charge Modification
On-chip programming of Q1 and Q2 was enabled with the use of a constant charge
injection circuit, a high voltage charge pump, and a negative voltage charge pump.

























































































































































































Figure 40. Constant Charge Injection Circuit: Schematic diagram of the circuit used
to modify the charge Q1 (see Figure 39) of the proposed current reference.
proposed reference. Transistors M1 and M2, and capacitor C1 represent the same
devices shown previously in Figure 39. The additional transistor M11, connected to
the floating node, is used for constant charge injection. Transistors M6 −M10, along
with resistor R, form a bootstrap current source that bias M11. A bias current of 1µA
was used in this design, thus burning only an additional 3µA of current. An identical
approach is used to program the charge Q2 of the proposed resistor for temperature
compensation.
During normal operation, φ = Vdd, charge pumps are turned off, and Vtun1 and
V− are set to gnd and Vdd, respectively. This ensures there is no coupling though
Ctun1 and M1 is turned off. Transistor M11 will be on; it’s region of operation will
depend on the charge Q1 available on the floating node. The value of the floating
node voltage VQ1 will be given by (56).
During programming, φ = gnd, a feedback loop is established by the diode con-
nected transistor M11. The voltage V11 will ensure that the current set by M10 flows
through M11, independently of Q1. This results in a constant current through M1 as










High Gain Amplifier Resistor
C1
Figure 41. Current Reference Prototype Circuit: Chip micrograph of the prototype
current reference in a 0.5µm CMOS process.
pulse is applied to the drain terminal of M1 with the use of a negative charge pump.
A constant charge modification will occur when injecting due to the fixed current
through M1. The change in charge will be a function of the bias current of M1, the
drain-source voltage applied to M1, and the duration of the pulse. For tunneling, a
high voltage pulse is applied to Ctun1 with the use of a high voltage charge pump.
5.6 Experimental Results
A prototype chip was fabricated in 0.5µm CMOS process. A folded cascode topology
was used to implement the high gain amplifier. The power consumption of the am-
plifier along with the bias circuitry was just 21µW at a Vdd of 3.3V . Figure 41 shows
the die micrograph of the prototype integrated circuit (charge pumps not included);
the total area of the current reference is just 200µm x 75µm. The charge pumps and
the programming circuit occupy an additional area of 132µm x 342µm.
Figure 42 shows an error plot of different programmed current reference values,
from 200nA to 100µA. A programming accuracy of < 0.02% was obtained for currents
> 5µA. A degradation in accuracy at the lower currents occurred due to resolution
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<0.02%
Figure 42. Current Reference Precision: Percentage error of several programmed Iref
values ranging from 200nA to 100µA.
Measurements were conducted to characterize run-specific device parameters. Ex-
perimental results showed R1 and TCR1 to be 12.1kΩ and −1750ppm/oC respectively,
which results in δR1
δT
= −21.2Ω/oC. Optimal TC compensation was carried by mea-
suring the temperature sensitivity of Rds for different programmed values of VQ2 as
shown in Figure 43(a). The temperature sensitivity δRds
δT
was found to decrease with
increasing VQ2 −Vthn , as expected from (60). An optimal VQ2 of 2.51V was extracted
at a temperature of 40oC, which corresponds to an Rds of 4.2kΩ.
Figure 43(b) shows the temperature sensitivity of the proposed current reference
programmed at the optimal point. The parabolic shape of the curve, confirms the
first-order TC cancelation; a temperature coefficient of 116ppm/oC was obtained for
a 40.78µA reference. Although higher-order temperature effects were expected due
to the transistor mobility, it was found that the poly resistor introduced additional
second order terms. Simulations predict a temperature coefficient of only 50ppm/oC
for a linear temperature dependent resistor.
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Figure 43. Current Reference TC Cancelation: (a) Temperature sensitivity of Rds as a
function of VQ2 −Vth. (b) Plot of Iref against temperature for of optimal TC
cancelation.
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Figure 44(a) shows the current reference temperature behavior for five different
prototypes. All five chips were programmed using the optimal point extrapolated from
the first device. A maximum temperature coefficient of 124ppm/oC was obtained.
Results indicated good temperature coefficient matching among chips. The direct
influence of VQ2 on the temperature sensitivity of the current reference can be observed
in Figure 44(b), were the normalized temperature sensitivity of a single prototype is
plotted for different VQ2 values.
Characterization of the prototype over a wide range of currents was enabled by
programming VQ1 accordingly. Temperature sensitivities for current references rang-
ing from 5µA to 53µA are shown in Figure 45(a). A maximum TC of 132ppm/oC was
measured for a current range of 16µA to 53µA as seen in Figure 45(b). Degradation
of the temperature coefficient at currents < 16µA may be caused by the temperature
dependence of the amplifier offset voltage. At this lower currents the offset voltage is
no longer negligible since the reference voltage is < 250mV .
Figure 46(a) shows the line regulation for a current reference of 29.5µA. A line
regulation of < 0.7%/V was obtained for a supply voltage of 2.3 to 3.3V . The
reference exhibit a maximum line regulation of 1%/V for a current range of 5µA to
53µA as shown in Figure 46(b).
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Figure 44. Current Reference Temperature Sensitivity: (a) Plot of the normalized cur-
rent reference IrefImax against temperature for 5 different prototypes. (b) Plot
of Iref against temperature for different VQ2 values.
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Figure 45. Current Reference Temperature Coefficient: (a) Plot of Iref against tem-
perature for different programmed values. (b) Plot of the temperature
coefficient obtained for different programmed Iref values from 4 different
prototypes.
79













Line Regulation < 0.7%/V
(a)






























Figure 46. Current Reference Supply Sensitivity: (a) Plot of Iref against power supply
variation. (b) Power supply sensitivity for different programmed Iref values.
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Table 8. Summary of Current Reference Performance
Parameter Experimental Results
Iref Range 16µA− 50µA
Iref Accuracy < 0.02%
Temperature Coefficient < 130ppm/oC
Temperature Range 0oC − 80oC
Line Regulation < 1%/V
Power Supply 2.3V − 3.3V
Additional Power Consumption 21µW (Vdd = 3.3)
Area 200µm x 75µm
Technology 0.5µm CMOS
5.7 Summary
A programmable current reference based on a low TC resistor has been presented.
This reference achieves first-order TC compensation by canceling the negative TC of
an on-chip resistor with the positive TC of a transistor operating in the ohmic
region. The proposed approach is robust against device parameter variation since the
temperature coefficient can be set the optimal value through charge modification after
fabrication. Temperature coefficients of < 130ppm/oC were obtained for a current
range of 16µA− 50µA with a precision of < 0.02%. A summary of the experimental
results is shown in Table 8. Table 9 presents the performance comparison of the
proposed current reference with some of the proposed architectures in the literature.
The main advantages of the proposed approach over these techniques are: 1) it allows
for a very accurate reference without the use of additional trimming circuitry, 2) unlike
any other schemes, the reference value is no dictated by device parameters, it can be




























































































































































































































































































































































A VTH COMPENSATED DIGITAL-TO-ANALOG
CONVERTER
This chapter presents a Vth compensated DAC. The proposed converter uses floating
gate transistors to compensate for the intrinsic Vth mismatch of MOS transistors.
This approach enables higher accuracy along with a substantial decrease of the die
size.
6.1 Previous Work
Among several technology and architecture alternatives, CMOS current-steering DAC
architectures are commonly used in applications such as video signal processing, dig-
ital signal synthesists, and wireless communications [40]. The evident cost and power
consumption advantages in the integration with digital circuits, their inherent high
speed, and their load driving capabilities make these architecture the preferred choice
among designers.
The intrinsic accuracy of a current-steering DAC is dictated by device mismatch.
A common design approach to improve the static linearity is the use of large devices
along with layout techniques to compensate for gradient effects [13,27]. This approach
results in an increase in die area and parasitics, thus affecting the dynamic perfor-
mance of the converter. An improvement in accuracy can be accomplished by using
special techniques such as laser or fuse trimming [56, 77], but this additional step
is expensive. Others solution include self-calibration circuits [37] that perform the
trimming during power-up or in fixed time intervals, and dynamical element match-
ing (DEM) [58]. All these techniques improve linearity, but at the expense of die
83

























Figure 47. Binary Architecture: (a) Schematic diagram of a binary weighted DAC. (b)
Monte-carlo simulation results of the DNL.
area, power dissipation, and/or dynamic performance.
6.2 DAC Architectures
Current-steering DACs are based on an array of matched current sources which are
unity or binary weighted. The static and dynamic performance of the converter de-
pends on the converter architecture. The differential non-linearity (DNL) and the
dynamic behavior of a current-steering DAC are directly linked to the architecture
while the integral non-linearity (INL) is architecture independent. Architectures vari-
ants, such as the binary, the unary, and the segmented architectures, are often used.
6.2.1 Binary Weighted DAC
As the name says, the binary architecture consists of an array of binary weighted cur-
rent sources. An schematic diagram of such converter is shown in Figure 47(a). The
digital code directly controls the switches, thus no decoding logic is necessary. The
advantages of this architecture are its simplicity and the small silicon area required.
Some of it’s drawbacks are large DNL error and increased dynamic error. The DNL

























Figure 48. Unary Architecture: (a) Schematic diagram of a unary DAC. (b) Monte-
carlo simulation results of the DNL.
at the same time. Errors caused by the dynamic behavior of the switches, such as
charge-injection and clock feed-through, result in glitches in the output signal. These
glitches contain highly nonlinear signal components and will manifest themselves as
spurs in the frequency domain.
The DNL for this architecture, at the mid-code transition, is the difference between
2N−1 and 2(N−1) − 1 independent unit sources. Assuming a normal distribution for




2N − 1 · σ(ILSB) (68)
where ILSB is the least significant bit current (LSB) and σ(∆I) is a good approxima-
tion for the DNL. Figure 47(b) shows DNL monte-carlo simulation results for a 10-bit
binary weighted DAC. Here, DNL worsens as the number of switched current sources
is increase. The mid-code DNL value is 32σ, which matches with the theoretical value
described in (68).
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6.2.2 Unary Decoded DAC
The unary architecture consists of an array of equally weighted current sources. An
schematic diagram of such converter is shown in Figure 48(a). Here, every switch
controls a single unit current source. This is achieved by converting the digital input
code to a thermometer code that controls the switches. Such architecture has a good
DNL error and a small dynamic switching errors because only one LSB current is
switching at a given time. In contrasts to the binary weighted DAC, monotonicity is
guaranteed when using this architecture. It’s major drawbacks are area, complexity,
and power consumption.
The DNL for this architecture is given by the error between any two consecutive
codes. It can be approximated by
σ(∆I) = σ(ILSB). (69)
The matching requirements for DNL < 0.5LSB are much relaxed compared to the
binary decoded DAC. Figure 48(b) shows DNL monte-carlo simulation results for a
10-bit unary weighted DAC. Here, DNL is constant for every input code; a DNL value
of 1σ matches the theoretical value described in (69).
6.2.3 Segmented DAC
The segmented architecture merges the binary and the unary architectures thus
achieving a balance between their advantages and drawbacks. An schematic diagram
of such converter is shown in Figure 49(a). Here the LSBs are implemented using a
binary DAC while the remaining most significant bits (MSBs) are implemented with
an unary DAC. Compared to the unary architecture, the segmented DAC utilizes
less area, consumes less power, and has a lower complexity. Compared to the binary
architecture the converter has a better static and dynamic performance.


























Figure 49. Segmented Architecture: (a) Schematic diagram of a segmented DAC. (b)
Monte-carlo simulation results of the DNL.
can be estimated as
σ(∆I) =
√
2B+1 − 1 · σ(ILSB) (70)
where B is the number of bits implemented with a the binary architecture. Figure
49(b) shows DNL monte-carlo simulation results for a 10-bit segmented DAC (7-bit
binary, 3-bit unary). Here, an improvement in the DNL is observed compared to the
binary architecture. A DNL value of 16σ matches the theoretical value described in
(70).
6.3 Basic DAC Design
Figure 50(a) shows the schematic diagram of a commonly used unit current source.
Here, transistors M1 and M2 form the main current source while transistors M3 and
M4 work as a differential switch. Matching of M1 among the different unit current
sources is important as it will determine the intrinsic accuracy of the converter. A
higher output resistance is achieved with M2 thus allowing the converter to drive low
impedance loads without the use of a buffer. Finally, the differential pair M3 and M4
enables high speed current steering. The dynamic behavior of the converter will be
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Figure 50. Basic DAC Architecture: (a) Schematic diagram of a unit current source.
(b) Schematic diagram of a binary weighted current-steering DAC.
Typically, a N-bit current-steering DAC is built as an array of 2N −1 unit current
sources. The architecture selected will determine how each unit current source will
be controlled (see Section 6.2). An schematic diagram of a binary weighted current-
steering DAC is shown in Figure 50(b). Matching behavior of the current source
transistors M1 is one of the key issues in the design of high resolution CMOS current-
steering DACs.
6.3.1 Intrinsic Accuracy
The INL specification of different DACs made in the same process technology will
vary randomly due to mismatch. The relationship between the DAC INL and the
matching properties of the used technology is given by INL yield, defined as the
probability of the circuit complying with INL< 0.5LSB. A correct yield estimation
can be obtained by performing Monte Carlo simulations [14]. This characterization
is very time-consuming step in the design of high resolution DACs. An analytical
relationship between the INL yield specification, the resolution, and the relative unit
current standard deviation for a DAC has been developed in [26]. Using this formula,
the unit current source mismatch allowed for a certain yield can be determined in a
matter of seconds.
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Figure 51. INL Yield: INL yield as a function of the relative current-source matching
for the Monte Carlo simulations and the analytical formula described in [26]
Figure 51 shows the achievable INL yield as a function of the unit current source
accuracy for different resolution DACs. The bubbles represent the Monte Carlo results
while the solid lines represent results from the model developed in [26]. The model
results in very accurate predictions without the need of time-consuming Monte Carlo
simulations. To guarantee a DAC design with 10-bit or 12-bit of intrinsic accuracy
and an INL yield of 99.7%, the unit current source mismatch needs to be < 0.49%
and < 0.25% respectively.
6.3.2 Current Source Mismatch
From Section 1.1.1, the mathematical expression for the current mismatch between












































Figure 52. Current Source Mismatch: Drain-source current mismatch for a
1.2µm/1.2µm pMOS transistor in a 0.5µm CMOS technology with AVth =
13 mV µm and AK = 2.3 % µm.
where AV th and AK are mismatch technology parameters, Vgs − Vth is the gate over-
drive voltage of the current source transistor, and σ(∆I)
I
is the unit current source
relative standard deviation. A graphical representation of (71) is shown in Figure 52.
Here the individual contributions of Vth mismatch and K mismatch are also shown
separately. It can be seen that the current source mismatch decreases as Vgs − Vth
increases. Also, for small Vgs−Vth values the relative effect of the Vth mismatch dom-
inates that of the K mismatch. Consequently, designers of CMOS current-steering
DACs use relatively high Vgs−Vth values to obtain lower current mismatch, thus keep-
ing the size of the converter under control. This has a direct impact on the required
supply voltage of the converter; minimum Vdd will be limited by the high Vgs − Vth
drop of the current source transistor. Also, the converter will have a small current
span since the current mismatch worsens as Vgs − Vth decreases.
A mathematical expression that relates the current source mismatch with the
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W·L ∼ 1/(Vgs-Vth)2 
Figure 53. Vth Mismatch Area Penalty: Ratio of the transistor area with Vth mismatch
over the transistor area without Vth mismatch for 12-bit precision as a func-
tion of Vgs − Vth.















Sizing the transistors according to (72) guarantees a current source mismatch specified
by σ(∆I)
I
. Using (72) along with the model described in Section 6.3.1, a current-
steering DAC can be designed to meet a desired precision at the expense of die area.
It can be estimated from (72) that for every additional bit the die area will increase
4×. This is on account of a 2× increase do to mismatch requirements and a 2×
increase due to the additional number of current sources.
Figure 53 shows the ratio of the required gate-area of the unit current-source
transistor with Vth and K mismatch over the required gate-area of the unit current-
source transistor with only K mismatch. Operating at low Vgs−Vth values come with
a huge sacrifice in area mainly due to Vth mismatch (see Figure 52). In the absence


























Figure 54. A Vth Compensated Current Source: (a) Conceptual representation of the
proposed approach. (b) Schematic diagram of a simple implementaion of the
proposed approach. (c) Schematic diagram of the Vth proposed compensated
current source.
at Vgs− Vth = 0.2 as seen in Figure 53. Also, this will allow for a lower power supply
operation and wider current span.
6.4 A Vth Compensated Current Source
Figure 54(a) shows the conceptual representation of the proposed approach in de-
signing a unit current source. Here, the current source mismatch due to ∆Vth is
compensated by adding an offset voltage Vx, equal in magnitude but with opposite
sign, to the bias voltage Vbias. This technique allows for mismatch compensation in-
dependent of the bias current, as the mismatch will no longer depend on Vgs − Vth
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(see Section 6.3.2). This is not possible with commonly used approaches were an
additional current source is used for compensation.
A simple implementation of the proposed approach is shown in Figure 54(b) with
the use of a single floating-gate transistor. Here, the charge stored on the floating
node will produce a voltage Vq, equivalent to Vx in Figure 54(a). The addition of Vbias
is done through the capacitive coupling. Although simple and effective, this method
is not suitable for binary current sources due to area constraints. As the number of
bits increases, the size of Mcs increases resulting in larger parasitic capacitances, thus
affecting the capacitive coupling. This mismatch in capacitive coupling will manifest
as a degradation in the temperature behavior. To obtain the same coupling for all
the current sources the input capacitor has to increase accordingly; the last bit of a
10-bit converter will require an input capacitance around 1000× bigger than the first
bit.
Figure 54(c) shows a different implementation of a Vth compensated current source.
Here the current source transistor Mcs, no longer a floating-gate transistor, is pre-
ceded by an offset circuit. An increase in the parasitic capacitance of Mcs will not be
a problem since the capacitive coupling is no longer used at the gate node of this tran-
sistor. The offset circuit is composed of a common source amplifier with a capacitive
coupled input C1 and a capacitive feedback C2. The input voltage Vbias, obtained from
a bias circuit common to all current sources, will generate the appropriate voltage Vg





were gm is the transconductance of Mcs and ∆Q is the change in charge on the floating-
































Figure 55. A Vth Compensated DAC: Schematic diagram of the proposed Vth compen-
sated current-scaling DAC.
were N is the number of bits and Vod is the overdrive voltage of Mcs.
6.5 Proposed Digital-to-Analog Converter
Figure 55 shows the schematic diagram of the proposed current-steering Vth compen-
sated DAC. The proposed approach uses the Vth compensation circuit presented in
Section 6.4 (see Figure 54(c)) to compensate for mismatch errors. Compensation of
the Vth mismatch allows for a reduction in the total size of the converter, enables a
lower supply voltage operation, and allows for a wider current range.
Figure 56 shows the block diagram of the proposed DAC. The DAC has a 9 + 3
segmented architecture; 9-bit binary decoded and 3-bit unary decoded. A double
common centroid current matrix implements all current sources. The DAC utilizes
16 Vth compensation circuits: 9 for the binary bits and 7 for the unary bits. Latches
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Figure 58. Uncompensated DAC: INL and DNL results of the proposed DAC without
compensation.
6.6 Experimental Results
A prototype amplifier was fabricated in a 0.5µm CMOS process. The converter
was designed for a full scale current of 10mA, a resistor load of 100Ω, and a power
supply of 3.3V . The chip layout of the proposed DAC is shown in Figure 57. The Vth
compensation circuit occupies an area of 570µm×310µm while the total area of the
converter is 1.8mm×1.5mm.
Figure 58 shows the INL and DNL plots of the proposed DAC without compen-
sation. Here, the intrinsic DAC linearity is limited by device mismatch. The DAC
exhibits a maximum INL and DNL error of 4.8LSB and 5.2LSB respectively. An
improvement in the linearity of the converter was achieved by properly programming
each VTh compensation circuitry. Figure 59(a) shows the relative improvement of the






































































Figure 59. 9-bit DNL Compensation: (a) INL results of the proposed DAC before and
after compensation for a 9-bit resolution. (b) DNL results of the proposed
DAC before and after compensation for a 9-bit resolution.
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Figure 60. 11-bit Compensated DAC: (a) INL and DNL results of the proposed DAC
after compensation for an 11-bit resolution.
DAC was decreased from 0.5LSB to 0.15LSB. Similar results were obtained for the
DNL error as seen in Figure 59(b). A maximum DNL error of 0.2LSB was obtained
after compensation from an initial error of 0.6LSB.
Figure 60 shows the INL and DNL results of the Vth compensated DAC for an
11-bit resolution. The DAC exhibits a maximum INL and DNL error of 1LSB and
0.8LSB respectively. The primary limitation for these results was the noise intro-
duced by the reference. This can be inferred from the envelope shape shown by the
DNL results in Figure 60.
6.7 Summary
A Vth compensated current-steering DAC has been presented. In order to obtain a
desired linearity, the proposed converter uses floating-gate transistors to compensate
for the intrinsic device mismatch. A Vth compensation circuit that allows for a direct
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modification of each current source has been described. Experimental results showed
that the intrinsic linearity errors can be improved by a factor of 3×. For example,
the 0.6LSB DNL error of a 9-bit uncompensated DAC was reduced to 0.2LSB. Also,
maximum linearity errors of 1LSB and 0.8LSB were obtained for the INL and DNL
of a 11-bit Vth compensated DAC. The main advantages of the proposed approach
are: 1) it allows for an improve in linearity without the need of an increase in die area,
2) unlike any other schemes, linearity compensation can be obtained independently of




In this chapter, main contributions along with key milestones that have been achieved
in this work are summarized.
7.1 Main Contributions
There has been some reluctance toward utilizing floating-gate transistors as analog
memory in industry like applications. Issues such as programming accuracy, charge
retention, and scalability appear to be the greatest concern for the designers. This
work takes an important step towards proving that floating-gate technique is reliable
and can be implemented in a commercial application. Ground work for reliability
and programmability of floating-gate devices has been presented. Feasibility of this
technique has been shown throughout this work with the implementation of high
performance circuits such as a low offset amplifier, a voltage reference, a current
reference, and a digital-to-analog converter. Also, this work portraits the use of
floating-gate transistors as another tool in analog design, and not just as a trimming
solution.
7.2 Research Summary
The successful use of floating-gate transistors in analog circuits depends on under-
standing certain key aspects of floating-gate transistors. A system that allows a fast
and accurate programming of floating gates has been developed [69]. A predictive
algorithm that allows programming of a target current within 0.2% error, in 7 − 8
pulses has been introduced [11,12]. Also, a theoretical analysis that relates program-
ming precision with device parameters has been presented and proven experimentally
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[72]. Charge retention in floating-gate transistors was measured through accelerated
lifetime tests in 0.5µm and 0.35µm CMOS process [72].
Mismatch in analog circuitry is a critical issue that most commonly manifests
itself as offset voltages in operational amplifiers. A floating-gate based offset voltage
cancelation scheme [72,74] has been proposed in this work. The offset voltage of the
prototype amplifier was reduced to 25µV and exhibit a temperature drift of 130µV
over a 170oC temperature range. Overall, the proposed approach offers comparable
offset cancelation with other techniques in a compact and low-power fashion while
offering continuous-time amplifier operation.
Typically, trimming circuits are needed for optimal temperature compensation of
voltage reference circuits. An alternate approach was presented in this work with
the use of floating-gate transistors. The proposed architecture obtains the voltage
reference as the difference in charge between two floating-gate transistors [73]. Tem-
perature coefficients of < 30ppm/oC were obtained for a voltage range of 0.9V −2.7V
with 40µV precision. The key advantages of the proposed work include programma-
bility, high initial accuracy, and low temperature dependence.
Temperature compensated and accurate current reference circuits are difficult to
obtain due to device parameter variations. This work addressed this problem with
a programmable current reference based on a low TC resistor [70]. Temperature co-
efficients of < 130ppm/oC were obtain for a current range of 16µA − 50µA with a
precision of < 0.02%. The key advantages of the proposed work include programma-
bility, high initial accuracy, and low temperature dependence.
Mismatch between identical transistors limit the performance and dictate the size
of current-scaling digital-to-analog converters. This work uses a floating compensation
circuit to account for threshold voltage mismatch, thus reducing the size area of
the converter while preserving its performance. Initial investigations [67, 68] have
shown the feasibility of this approach. Experimental results showed that the intrinsic
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linearity errors can be improved by a factor of 3×. Also, maximum linearity errors of
1LSB and 0.8LSB were obtained for the INL and DNL of a 11-bit Vth compensated
DAC. The key advantages of the proposed work include decrease in die area, wider
current range, and lower power supply.
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